DeCoDe Thrust 2: Open-source co-design tools
Thrust 2: Open-source co-design tools
Thrust leads
![]() | ![]() |
Andreas Olofsson Zero ASIC | John Leidel Tactical Computing Laboratories |
Thrust 2 will develop an integrated framework of open-source co-design tools. Thrust 2 will expand our co-design capabilities, which include tasks such as developing energy-efficient algorithms for analog computing accelerators, creating compiler frameworks for heterogeneous programming models and optimized hardware synthesis, simulating architectural performance of heterogeneous analog-digital SiPs, and analyzing the thermal effects of heterogeneous SiPs. Our contributions to the chiplet ecosystem include optimizing chiplet packaging in the co-design process, integrating 2.5D chiplets with interface generators, and improving system software for seamless integration among various components within our hardware design stack.
Tasks within this thrust are:
TAsk 2.1: Energy-efficient algorithms for analog computing
Task leads
![]() | ![]() |
Vito Giovanni Castellana Pacific Northwest National Laboratory | Mitra Taheri Pacific Northwest National Laboratory |
Task 2.2: Compiler framework and accelerator generators
Task leads
![]() | ![]() |
Nicolas Bohm Agostini Pacific Northwest National Laboratory | Polykarpos Thomadakis Pacific Northwest National Laboratory |
Task 2.3: Architectural simulation of heterogeneous SiPs
Task leads
![]() | ![]() |
John Leidel Tactical Computing Laboratories | David Brooks Harvard University |
Task 2.4: Thermal analysis of heterogeneous SiPs
Task leads
![]() | ![]() |
Partha Pande Washington State University | Jana Doppa Washington State University |
Task 2.5: Chiplet packaging and co-design optimization
Task leads
![]() | ![]() |
Yu (Kevin) Cao University of Minnesota | Ankur Limaye Pacific Northwest National Laboratory |
Task 2.6: 2.5D Chiplet integration and interface generator
Task leads
![]() | ![]() |
Andreas Olofsson Zero ASIC | Ankur Limaye Pacific Northwest National Laboratory |